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Abstract
Recently, we have suggested a scale-invariant model for a nano-transistor. In agreement with experiments a close-
to-linear thresh-old trace was found in the calculated ID - VD-traces separating the regimes of classically allowed
transport and tunneling transport. In this conference contribution, the relevant physical quantities in our model
and its range of applicability are discussed in more detail. Extending the temperature range of our studies it is
shown that a close-to-linear thresh-old trace results at room temperatures as well. In qualitative agreement with
the experiments the ID - VG-traces for small drain voltages show thermally activated transport below the threshold
gate voltage. In contrast, at large drain voltages the gate-voltage dependence is weaker. As can be expected in
our relatively simple model, the theoretical drain current is larger than the experimental one by a little less than a
decade.
Introduction
In the past years, channel lengths of field-effect transis-
tors in integrated circuits were reduced to arrive at cur-
rently about 40 nm [1]. Smaller conventional transistors
have been built [2-9] with gate lengths down to 10 nm
and below. As well-known with decreasing channel
length the desired long-channel behavior of a transistor
is degraded by short-channel effects [10-12]. One major
source of these short-channel effects is the multi-dimen-
sional nature of the electro-static field which causes a
reduction of the gate voltage control over the electron
channel. A second source is the advent of quantum
transport. The most obvious quantum short-channel
effect is the formation of a source-drain tunneling
regime below threshold gate voltage. Here, the ID - VD-
traces show a positive bending as opposed to the nega-
tive bending resulting for classically allowed transport
[13,14]. The source-drain tunneling and the classically
allowed transport regime are separated by a close-to lin-
ear threshold trace (LTT). Such a behavior is found in
numerous MOSFETs with channel lengths in the range
of a few tens of nanometers (see, for example, [2-9]).
Starting from a three-dimensional formulation of the
transport problem it is possible to construct a one-
dimensional effective model [14] which allows to derive
scale-invariant expressions for the drain current [15,16].
Here, the quantity λ = ¯ h
 √
2m∗εF arises as a natural
scaling length for quantum transport where εF is the
Fermi energy in the source contact and m*i st h ee f f e c -
tive mass of the charge carriers. The quantum short-
channel effects were studied as a function of the dimen-
sionless characteristic length l = L/l of the transistor
channel, where L is its physical length.
In this conference contribution, we discuss the physics
of the major quantities in our scale-invariant model
which are the chemical potential, the supply function,
and the scale-invariant current transmission. We specify
its range of applicability: generally, for a channel length
up to a few tens of nanometers a LTT is definable up to
room temperature. For higher temperatures, a LTT can
only be found below a channel length of 10 nm. An
inspection of the ID - VG-traces yields in qualitative
agreement with experiments that at low drain voltages
transport becomes thermally activated below the thresh-
old gate voltage while it does not for large drain vol-
tages. Though our model reproduces interesting
qualitative features of the experiments it fails to provide
a quantitative description: the theoretical values are lar-
ger than the experimental ones by a little less than a
decade. Such a finding is expected for our simple model.
Theory
Tsu-Esaki formula for the drain current
In Refs. [13,14], the transport problem in a nano-FET
was reduced to a one-dimensional effective problem
invoking a “single-mode abrupt transition”
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y for 0 ≤ y ≤ L
−VD for y ≥ L
(1)
(see Figure 1b). The energy zero in Equation 1 coin-
cides with the position of the conduction band mini-
mum in the highly n-doped source contact. As shown in
[14]
V0 = Ek=1 + E0
x with E0







where Ek =1is the bottom of the lowest two-dimen-
sional subband resulting in the z-confinement potential
of the electron channel at zero drain voltage (see Figure
4b of Ref. [13]). The parameter W is the width of the
transistor. Finally, VD = eUD is the drain potential at
drain voltage UD which is assumed to fall off linearly.
Experimentally, one measures in a wide transistor the
current density J, which is the current per width of the










v is the number of equivalent conduction
band minima (’valleys’) in the electron channel and I0 =
2eεF/h. In Refs. [15,16] a scale-invariant expression

















˜ T(ˆ ε) (4)
was derived. Here, m = μ/εF is the normalized chemical
potential in the source contact, vD = VD/εF is the normal-
ized drain voltage, and vG = VG/εF is the normalized gate
voltage. As illustrated in Figure 1(b) the gate voltage is
defined as the energy difference μ - V0 = VG, i.e., for VG >
0 the transistor operates in the ON-state regime of classi-
cally allowed transport and for VG < 0 in the source-drain
tunneling regime. The control variable VG is used to elimi-
nate the unknown variable V0. For the chemical potential











where u = kBT/εF is the normalized thermal energy.
Equation 4 has the form of a Tsu-Esaki formula with
















Figure 1 Generic n-channel nano-field effect transistor. (a) Schematic representation. (b) One-dimensional effective potential V
eff.
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Page 2 of 8Here, F-1/2 is the Fermi-Dirac integral
Fj(u)=Γ (j +1 ) −1   ∞
0 dvvj 
(1 + ev−u) of order -1/2 and
X1
2 is the inverse function of F1/2. The effective current
transmission ˜ T depends on ˆ ε =( E − Ex)
 
V0 which is the
normalized energy of the electron motion in the y-z-
plane while Ex = E0
xN2
x, Nx =1 ,2... is their energy in
the x-direction. In the next sections, we will discuss the
occurring quantities in detail.
Chemical potential in source- and drain-contact
For a wide enough transistor and a sufficient junction
depth a (see Figure 1) the electrons in the contacts can
be treated as a three-dimensional non-interacting elec-
tron gas. Furthermore, we assume that all donor impuri-
ties of density Ni are ionized. From charge neutrality it
is then obtained that the electron density n0 is indepen-
dent of the temperature and given by







e is the effective mass and NV is the valley-
degeneracy factor in the contacts, respectively. In the
zero temperature limit a Sommerfeld expansion of the
























∼ 1 − 1.03u2, (9)
which is identical with (5) and plotted in Figure 2. As
well-known, with increasing temperature the chemical
potential falls off because the high-energy tail of the
Fermi-distribution reaches up to ever higher energies.
Supply function
A ss h o w ni nR e f .[ 1 4 ]t h es u p p l yf u n c t i o nf o raw i d e
transistor can be written as

















This expression can be interpreted as the partition
function (loosely speaking the “number of occupied
states”) in the grand canonic ensemble of a non-inter-
acting homogeneous three-dimensional electron gas in
the subsystem of electrons with a given lateral wave




in the y-z-direction. Formally equivalent it can be
interpreted as the full partition function in the grand
canonic ensemble of a one-dimensional electron gas at
the chemical potential μ - ε. Performing the limit
E0

















with the normalized transistor width w = W/l. For the
scaling of the supply function in Equation 11 we define
(see Ref. [14])
s(ˆ ε −ˆ μ) ≡
S
 


















where ˆ μ = μ
 
V0 and we use the identity V0= εF = m -








leading to the first factor in the square bracket of the
Tsu-Esaki equation 4. In the drain contact, the chemical
potential is lower by the factor VD.R e p l a c i n gμ ® μ -
VD yields
ˆ μ − VD =
m − vD
m − vG




Below we will show that for transistor operation the
low temperature limit is relevant (see Figure 2). Here,
one may apply in leading order
F−1/2(x →∞ ) → 2x1/2 √
π (resulting from a Sommer-
feld expansion) and F-1/2(-x ® ∞) ® exp (x). Since V0
Figure 2 Normalized chemical potential vs. thermal energy
according to Equation 9 in green solid line and parabolic
approximation in red dash-dotted line.
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u for ˆ α>0.
(15)
From Figure 3 it is seen that for ε below the chemical
potential the supply function is well described by the
square-root dependence in the ˆ α < 0 limit. If ε lies
above the chemical chemical one obtains the ˆ α > 0
limit which is a small exponential tail due to thermal
activation.
Current transmission
The effective current transmission in Equation 16 is
given y
˜ T = ˆ kD|ˆ tS|2ˆ k
−1
S . (16)
It is calculated from the scattering solutions of the






dˆ y2 + ˆ v(ˆ y) −ˆ ε
 
ˆ ψ(ˆ y, ˆ ε)=0 , (17)
with b =2 m*V0L
2/ħ
2 = l
2(m - vG), and ŷ = y/L.T h e
scaled effective potential ˆ v = Veff 
V0 is given by
ˆ v(0 ≤ ˆ y ≤ 1) =1− ˆ vDˆ y, ˆ v(0 ≤ ˆ y ≤ 1) =1− ˆ vDˆ y,a n d
ˆ v(ˆ y ≥ 1) = −ˆ vD,where ˆ vD = vD
 
(m − vG).A su s u a l ,t h e
scattering functions emitted from the source contact ˆ ψS
obey the asymptotic conditions
ˆ ψS(ˆ y ≤ 0, ˆ ε) = exp(iˆ kSˆ y) − ˆ rS(ˆ ε)exp(−iˆ kSˆ y) and
ˆ ψS(ˆ y ≥ 1, ˆ ε) = ˆ tS(ˆ ε;β, ˆ vD)exp(iˆ kDˆ y) (18)
with ˆ kD =
 
β(ˆ ε + ˆ vD) and ˆ kS =
 
βˆ ε.
As can be seen from Figure 4, around ˆ ε = 1 the cur-
rent transmission changes from around zero to around
one. For weak barriers there is a relatively large current
transmission below one leading to drain leakage cur-
rents. For strong barriers this remnant transmission
vanishes and we can approximate the current transmis-
sion by an ideal one.
˜ Tideal = Θ(ˆ ε − 1+vG). (19)
To a large extent the Fowler Nordheim oscillations in
the numerical transmission average out performing the
integration in Equation 4.
Parameters in experimental nano-FETs
Heavily doped contacts
In the heavily doped contacts the electrons can be
approximated as a three-dimensional non-interacting
Fermi gas. Then from (8) the Fermi energy above the
bottom of the conduction band is given by









++-doped Si contacts the valley-degeneracy is NV
= 6 and the effective mass is taken as
me =( m2
1m2)1/3 =0 . 3 3 m0.H e r em1 =0 . 1 9 m0 and m2 =
0.98m0 are the effective masses corresponding to the
principle axes of the constant energy ellipsoids. In our
later numerical calculations we set εF = 0.35 eV assum-





In the electron channel a strong lateral subband quanti-
zation exists As well-known [17] at low temperatures
Figure 3 Supply function in the source contact (see Equation
6) for u = 0.1 and vG = 0 (black line), low-temperature limit
according to Equation 15 for a < 0 (red dashed line) and a >0
(green dashed line). Because of the small temperature m(u)~1s o
that ˆ α = 0 occurs at ˆ ε ∼ 1.
Figure 4 Scaled effective model. (a) Scaled effective potential. (b)
Effective current transmission at u = 0.1, vD = 0.5, and vG =0( ˆ vD =
0.504 and m = 0.992). The considered characteristic lengths are l =
4 (red, weak barrier, b = 15.87) and l = 25 (green, strong barrier, b =
619.8). The ideal limit (Equation 19) in blue line.
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Page 4 of 8only the two constant energy ellipsoids with the heavy
mass m2 perpendicular to the (100)-interface are occu-
pied leading to a valley degeneracy of gv =2 .T h ei n -
plane effective mass is therefore the light mass m*=m1
entering the relation
λ = ¯ h
√
2m∗εF
=0 . 7 6n m∼ 1n m . (21)
Here εF = 0.35 eV was assumed. One then has in
Equation 3 I0 =~2 7 μAa n dw i t hl ~ 1 nm as well as
Nch




Typical drain characteristics are plotted in Figure 5 for
a low temperature (u = 0.01) and at room temperature
(u = 0.1). It is seen that for both the temperatures a
LTT can be identified. We define the LTT as the j -
vD trace which can be best fitted with a linear regres-
sion j = s
thvD in the given interval 0 ≤ vD ≤ 2. The
best fit is determined by the minimum relative mean
square deviation. The gate voltage associated with the
LTT is denoted with vth
G.I tt u r n so u tt h a ta tr o o m
temperature vth
G lies slightly above zero and at low
Figure 5 Calculated drain characteristics for l = 10, vG starting from 0.5 with decrements of 0.1 (solid lines) at the temperature (a) u =
0.1 and (b) u = 0.01. In green dashed lines the LTT. For u = 0.1 the LTT occurs at a gate voltage of vth
G = -0.05 and for u = 0.01 at vth
G = 0.05.
(c) vth
G, and (d) s
th versus characteristic length for u = 0.01 (black), u = 0.1 (red), and u = 0.2 (green).
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the temperature dependence of the drain current is
small. The most significant temperature effect is the
enhancement of the resonant Fowler-Nordheim oscilla-
tions found at negative vG at low temperatures. From
Figure 5d, it can be taken that the slope of the LTT
s
th decreases with increasing l and increasing tempera-
ture. For “hot” transistors (u = 0.2) a LTT can only be
defined up to l ~ 10.
Threshold characteristics
The threshold characteristics at room temperature are
plotted in Figure 6 for a “small” drain voltage (vD =0 . 1 )
and a “large” drain voltage (vD = 2.0). For the largest
considered characteristic length l = 60 it is seen that
below zero gate voltage the drain current is thermally
activated for both considered drain voltages. A compari-
son with the results for l =2 5a n dl = 10 yields that for
the small drain voltage the ID - VG trace is only weakly
effected by the change in the barrier strength. In con-
trast, at the high drain voltage the drain current below
vG = 0 grows strongly with decreasing barrier strength.
The drain current does not reach the thermal activation
regime any more, it falls of much smoother with
increasing negative vG. As can be gathered from Figure
8 this effect is seen in experiments as well. We attribute
it to the weakening of the tunneling barrier with
increasing vD. To confirm this point the threshold char-
acteristics for a still weaker barrier strength (l =3 )i s
considered. No thermal activation is found in this case
even for the small drain voltage.
Discussion
We discuss our numerical results on the background of
experimental characteristics for a 10 nm gate length
transistor [4,5] reproduced in Figure 7. As demonstrated
in Sect. “Parameters in experimental nano-FETs” one
obtains from Equation 21 a characteristic length of l ~
1 nm under reasonable assumptions. For the experimen-
tal 10 nm gate length, we thus obtain l = L/l = 10.
Furthermore, Equation 20 yields the value of εF =0 . 3 5
eV. The conversion of the experimental drain voltage V








The maximum experimental drain voltage of 0.75 V
then sets the scale for vD ranging from zero to vD =
0.75 eV/0.35 eV ~ 2. For the conversion experimental
gate voltage VG to the theoretical parameter vG we
make linear ansatz as




G is the experimental threshold gate voltage
(see Figure 8a). The constant b is chosen so that Vth
g
converts into vth
G. In our example, it is shown from
Figure 8aVth
G = 0.15 V and from Figure 8bvth
g = -0.05, so
that b = -0.2 eV. To match the experimental drain char-
acteristic to the theoretical one we first convert the
highest experimental value for VG into the correspond-
ing theoretical one. Inserting in (23) VG = 0.75 V yields
vG ~ 0.5. Second, we adjust the experimental and the
Figure 6 Calculated threshold characteristics at u = 0.1 (a) for l
= 60 and (b) l = 25, and (c) l =3 . The dashed straight lines in
blue are guides to the eye exhibiting a slope corresponding to
thermal activation.
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Page 6 of 8theoretical drain current-scales so that in Figure 7
the curves for the experimental current at VG = 0.7 and
the theoretical curve at vG = 0.5 agree. It then turns out
that the other corresponding experimental and theoreti-
cal traces agree as well. This agreement carries over to
the range of negative gate voltages with thermally acti-
vated transport. This can be gathered from the ID - VG
traces in Figure 8. We note that the constant of propor-
tionality in Equation 23 given by 1 eV is more then εF
which one would expect from the theoretical definition
vG = VG/εF. Here, we emphasize that the experimental
value of eV G corresponds to the change of the potential
at the transistor gate while the parameter vG describes
the position of the bottom of the lowest two-dimen-
sional subband in the electron channel. The linear
ansatz in Equation 23 and especially the constant of
proportionality 1 eV can thus only be justified in a self-
consistent calculation of the subband levels as has been
provided, e.g., by Stern[18].
The experimental and the theoretical drain character-
istics in Figure 7 look structurally very similar. For a
quantitative comparison we recall from Sect. “Para-
meters in experimental nano-FETs” the value of J0 =5 . 4
×1 0
4μA/μm. Then the maximum value j =0 . 1 5i nF i g -
ure 7b corresponds to a theoretical current per width of
8×1 0
3μA/μm. To compare with the experimental cur-
rent per width we assume that in the y-axis labels in
Figures 7a and 8a it should read μA/μm instead of A/
μm. The former unit is the usual one in the literature
on comparable nanotransistors (see Refs. [2-9]) and with
this correction the order of magnitude of the drain cur-
rent per width agrees with that of the comparable tran-
sistors. It is found that the theoretical results are larger
than the experimental ones by about a factor of ten.
Such a failure has to be expected given the simplicity of
our model. First, for an improvement it is necessary to
proceed from potentials resulting in a self-consistent
calculation. Second, our representation of the transistor
by an effectively one-dimensional system probably
underestimates the backscattering caused by the rela-
tively abrupt transition between contacts and electron
channel. Third, the drain current in a real transistor is
reduced by impurity interaction, in particular, by inelas-
tic scattering. As a final remark we note that in transis-
tors with a gate length in the micrometer scale short-
channel effects may occur which are structurally similar
to the ones discussed in this article (see Sect. 8.4 of
[10]). Therefore, a quantitatively more reliable quantum
calculation would be desirable allowing to distinguish
between the short-channel effects on micrometer scale
and quantum short-channel effects.
Figure 8 Threshold characteristics in experiment and theory.
(a) Experimental threshold characteristics for the nano-transistor in
Fig. 7a. (b) Theoretical threshold characteristics for l = 10 and u =
0.1 with the blue dashed lines corresponding to thermal activation.
Figure 7 Drain characteristics in experiment and theory. (a) Experimental drain characteristics for a nano-transistor with L = 10 nm [4,5]. Our
assumption for the LTTis marked with a green dashed line leading to a threshold gate voltage of Vth
G = 0.15V. (b) Theoretical drain
characteristics for l = 10 and u = 0.1 (see Fig. 5a) with the green dashed threshold characteristic at vth
G = -0.05.
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After a detailed discussion of the physical quantities in
our scale-invariant model we show that a LTT is present
not only in the low temperature limit but also at room
temperatures. In qualitative agreement with the experi-
ments the ID - VG-traces exhibit below the threshold
voltage thermally activated transport at small drain vol-
tages. At large drain voltages the gate-voltage depen-
dence of the traces is much weaker. It is found that the
theoretical drain current is larger than the experimental
o n eb yal i t t l el e s st h a nad e c a d e .S u c haf i n d i n gi s
expected for our simple model.
Abbreviation
LTT: linear threshold trace.
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